


ChipWhisperer: An Open-Source Platform for Hardware Embedded Security Research



Colin O'Flynn
Zhizhang Chen
Dalhousie University, Halifax, NS, Canada

International Workshop on Constructive Side-Channel Analysis and Secure Design (CO¹ ADE)
Paris, France. April 14th-15th.

This Presentation in 60 Seconds



The screenshot shows the ChipWhisperer Analyzer V2 software interface. The window title is "ChipWhisperer Analyzer V2 - testtt.cwp". The interface is divided into several sections:

- General:** A table of parameters and values.
- Traces:** A section for configuring traces.
- Pre-Processing:** A section for configuring pre-processing modules.
- Attack:** A section for configuring the attack module.
- Post-Processing:** A section for configuring post-processing modules.
- Result Collection:** A section for configuring result collection.
- Input Trace Plot:** A section for configuring the input trace plot.
- Waveform Display:** A plot showing a waveform with amplitude on the y-axis (ranging from -0.4 to 0.4) and samples on the x-axis (ranging from 0 to 3000).
- Script Commands:** A section for entering and executing script commands.
- Python Console:** A section for entering and executing Python code.
- Debug Logging:** A section for viewing debug logs.


Parameter	Value
Traces	0
Points	0
Traces	0
Module #0	Digital Filter
Module #1	Disabled
Module #2	Disabled
Module	CPA
Enabled	<input checked="" type="checkbox"/>
Redraw after Each (slower)	<input checked="" type="checkbox"/>
Trace Range	(0, 1)
Point Range	(0, 3000)

```
[Attack, 'Attacked Bytes', 'Byte 10', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 11', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 12', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 13', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 14', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 15', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 16', {'visible': False}]
[Attack, 'Attacked Bytes', 'Byte 17', {'visible': False}]
[Attack, 'Attacked Bytes', 'Byte 18', {'visible': False}]
```

```
scopeName from configfile =
scopeUnits from configfile = 0
targetSW from configfile = unknown
targetHW from configfile = unknown
scopeUnits from configfile = 0
1
```

BACKGROUND

Background: Synchronous Capture




A

B

Background: Synchronous Capture

Comparison of PGE for Synchronous and ASynchronous Sampling



Background: Synchronous Capture






Fig. 8 Results of a CPA attack on a device with oscillator frequency randomly varying between 3.9 MHz–13 MHz on each encryption, and no trace synchronization being performed. The *Byte N* refer to the subkey Partial Guessing Entropy(PGE), *Average* refers to the average of all 16 subkeys. $\max(PGE) < 10$ shows the metric used in Table 2.

Background: Clock Recovery




HARDWARE DESIGN


ChipWhisperer Block Diagram



Modular FPGA Design




Modular FPGA Design




```
reg_usi registers_usi (  
    .reset_i(reg_rst),  
    .clk(ifclk_buf),  
    .reg_address(reg_addr),  
    .reg_bytecnt(reg_bcnt),  
    .reg_dataao(reg_datai_usi),  
    .reg_datai(reg_dataao),  
    .reg_size(reg_size),  
    .reg_read(reg_read),  
    .reg_write(reg_write),  
    .reg_addrvalid(reg_addrvalid),  
    .reg_hypaddress(reg_hypaddr),  
    .reg_hyplen(reg_hyplen_usi),  
    .reg_stream(),  
    .usi_out(usi_out),  
    .usi_in(usi_in)  
);
```

```
reg_i2c registers_i2c (  
    .reset_i(reg_rst),  
    .clk(ifclk_buf),  
    .reg_address(reg_addr),  
    .reg_bytecnt(reg_bcnt),  
    .reg_dataao(reg_datai_i2c),  
    .reg_datai(reg_dataao),  
    .reg_size(reg_size),  
    .reg_read(reg_read),  
    .reg_write(reg_write),  
    .reg_addrvalid(reg_addrvalid),  
    .reg_hypaddress(reg_hypaddr),  
    .reg_hyplen(reg_hyplen_i2c),  
    .reg_stream(),  
    .scl(p11_scl),  
    .sda(p11_sda)  
);
```


Hardware Implementation




Hardware Implementation



SAKURA-G Version



Clock Routing




Clock Phase Adjustment

DUT Clock


Phase=0

Phase=+255



**Phase=-
255**





Glitching Support



Glitching Support




Glitching Support



Partial Reconfiguration

- DCM Blocks:



Partial Reconfiguration

Delay Lines										
DCM_DELAY_STEP ⁽⁵⁾	Finest delay resolution, averaged over all steps.	10	40	10	40	10	40	10	40	ps

Table 59: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾


Symbol	Description	Amount of Phase Shift	Units
Phase Shifting Range			
MAX_STEPS ⁽²⁾	When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(10 \times (\text{TCLKIN} - 3 \text{ ns})))$	steps
	When CLKIN \geq 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(15 \times (\text{TCLKIN} - 3 \text{ ns})))$	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting.	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$	ps
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$	ps




Partial Reconfiguration

- Generate bitstreams for fixed phase shift
 - 256 options for each DCM to cover -50% to +50%
 - 2 DCMs
- Generate 'Difference' Files for internal Partial Reconfiguration module


Multi-Target Board



Programming AVR/Xmega/MegaCard





Multi-Target Board




Measuring across VCC Shunt

Multi-Target Board



Measuring across VCC Shunt

Multi-Target Board



SOFTWARE DESIGN



Design Requirements

- Allow Scripting
 - Load script into program for initial configuration
 - Run entire program from script
- Run Capture vs. Analysis Separately
 - Allow saving captured traces to custom formats (e.g. MATLAB)



Scripting

#Make the application

```
app = cwc.makeApplication()
```

#Get main module

```
capture = cwc.ChipWhispererCapture()
```

#Show window - even if not used

```
capture.show()
```

```
pe()
```

#Call user-specific commands

```
usercommands = userScript(capture)
```

```
usercommands.run()
```

Scripting

#Example of using a list to set parameters. Slightly easier to copy/paste in this format

```
lstexample = [['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Front Panel A', False],
              ['CW Extra', 'CW Extra Settings', 'Trigger Pins', 'Target IO4 (Trigger Line)', True],
              ['CW Extra', 'CW Extra Settings', 'Clock Source', 'Target IO-IN'],
              ['OpenADC', 'Clock Setup', 'ADC Clock', 'Source', 'EXTCLK x4 via DCM'],
              ['OpenADC', 'Trigger Setup', 'Total Samples', 3000],
              ['OpenADC', 'Trigger Setup', 'Offset', 1500],
              ['OpenADC', 'Gain Setting', 'Setting', 45],
              ['OpenADC', 'Trigger Setup', 'Mode', 'rising edge'],
              #Final step: make DCMs relock in case they are lost
              ['OpenADC', 'Clock Setup', 'Reset DCMs', None],
              ]
```

#Download all hardware setup parameters

```
for cmd in lstexample: cap.setParameter(cmd)
```


Scripting

```
print "Loading CW-Extra Module"
usi = cwe.CWUniversalSerial()
usi.con(cap.scope.qtadc.sc)

usi.setBaud(9600)
usi.setParity("even")
usi.setStopbits(2)
usi.write([0x80,0x04, 0x04, 0x00, 0x10, None, 0x01, 0x01, 0x01, 0x01,
0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01])

time.sleep(0.05)

usi.read(16, startonly=True)
usi.write([0x80,0xC0, 0x00, 0x00, 0x10])
p = bytearray(usi.read(16, waitonly=True))
for t in p:
    print "%2x" %t,
```


ChipWhisperer Analyzer V2 - teesttt.cwp*

File Project Tools Windows Help

General

Parameter	Value
Traces	
Points	0
Traces	0
Pre-Processing	
Module #0	Digital Filter
Module #1	Disabled
Module #2	Disabled
Attack	
Module	CPA
Post-Processing	
Result Collection	
Input Trace Plot	
Enabled	<input checked="" type="checkbox"/>
Redraw after Each (slower)	<input checked="" type="checkbox"/>
Trace Range	(0, 1)
Point Range	(0, 3000)

Redraw



General Preprocessing Attack Postprocessing Results

Waveform Display Results Table Output vs Point Plot PGE vs Trace Plot

Script Commands

```
[Attack, 'Attacked Bytes', 'Byte 10', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 11', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 12', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 13', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 14', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 15', {'visible': True}]
[Attack, 'Attacked Bytes', 'Byte 16', {'visible': False}]
[Attack, 'Attacked Bytes', 'Byte 17', {'visible': False}]
[Attack, 'Attacked Bytes', 'Byte 18', {'visible': False}]
```

Python Console

```
>>>
```

Debug Logging

```
scopesampleRate from configfile = 0
notes from configfile =
scopeName from configfile = unknown
scopeXUnits from configfile = 0
targetSW from configfile = unknown
scopeYUnits from configfile = 0
0
1
```



Attack

Parameter	Value
Byte 13	<input checked="" type="checkbox"/>
Byte 14	<input checked="" type="checkbox"/>
Byte 15	<input checked="" type="checkbox"/>

Point Setup

Points Same across Subkeys

Starting Point: 0

Ending Point: 3000

Trace Setup

Starting Trace: 0

Traces per Attack: 49

Attack Runs: 1

Progressive CPA

Reporting Interval: 2

Iteration Mode: Breadth-First

Skip when PGE=0:

Results Table

	0	1	2	3	4	5	6	7	8	9	10	11	12	13
PGE	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	2B 0.9530	7E 0.9804	15 0.9596	16 0.9785	28 0.9550	AE 0.9673	D2 0.9374	A6 0.9739	AB 0.9605	F7 0.9655	15 0.9746	88 0.9744	09 0.9623	CF 0.949
1	07 0.6312	8E 0.6154	08 0.6472	F1 0.6796	83 0.6332	17 0.5844	99 0.6135	28 0.6718	E6 0.5794	66 0.6288	79 0.6772	D4 0.6337	7E 0.6317	6F 0.615
2	C8 0.5879	3C 0.6148	E3 0.6009	71 0.6096	A7 0.6296	77 0.5723	48 0.5975	6C 0.6448	86 0.5705	BA 0.5980	70 0.6087	41 0.6021	02 0.6154	81 0.592
3	F7 0.5816	D3 0.6099	2E 0.5890	68 0.5874	25 0.5860	48 0.5704	F4 0.5781	4E 0.5866	7B 0.5646	07 0.5898	BB 0.5912	AF 0.5923	14 0.6059	EF 0.586
4	69 0.5786	A3 0.6015	95 0.5862	E8 0.5799	E4 0.5743	B7 0.5650	52 0.5731	87 0.5731	67 0.5628	67 0.5884	45 0.5907	01 0.5910	40 0.5950	6D 0.579
5	AF 0.5743	8A 0.6010	82 0.5848	64 0.5621	18 0.5724	E8 0.5591	72 0.5689	0C 0.5663	CE 0.5602	C4 0.5864	07 0.5889	A4 0.5817	77 0.5850	05 0.577
6	3A 0.5697	A6 0.5997	45 0.5833	F9 0.5573	67 0.5683	22 0.5553	A6 0.5675	88 0.5645	02 0.5601	81 0.5847	E4 0.5826	99 0.5753	1C 0.5691	96 0.575
7	76 0.5642	62 0.5943	C1 0.5822	5A 0.5513	DC 0.5646	5D 0.5525	E2 0.5647	E4 0.5614	A1 0.5590	FD 0.5828	7F 0.5728	84 0.5753	6F 0.5641	92 0.572
	BD	AA	34	18	94	F5	CF	6B	8D	FC	D1	F4	99	46

Script Commands

```
[ 'Attack', 'Attacked Bytes', 'Byte 10', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 11', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 12', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 13', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 14', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 15', {'visible': True} ]
[ 'Attack', 'Attacked Bytes', 'Byte 16', {'visible': False} ]
[ 'Attack', 'Attacked Bytes', 'Byte 17', {'visible': False} ]
[ 'Attack', 'Attacked Bytes', 'Byte 18', {'visible': False} ]
```

Python Console




```
>>>
```

Debug Logging


```
divide
diffs[key] = sumnum / np.sqrt(sumden)
c:
\users\colin\workspace\chipwhisperer\chipwhisperer\software\chipwhisperer\analyzer\attacks\CPAProgressive.py
:178: RuntimeWarning: invalid value encountered in
divide
diffs[key] = sumnum / np.sqrt(sumden)
C:\Python27\lib\site-
```

Output vs Point Plot



X Y X Y I   

Power Trace View



0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 All On All Off


Waveform Display

Results Table

Output vs Point Plot


PGE vs Trace Plot

Average Partial Guessing Entropy (PGE) with Oscilloscope




USAGE EXAMPLES


Example: Glitching on UART Byte




Example: Glitching on UART Byte



PicoScope Version #1



PicoScope Version #2



Capture Speed Results

Capture Hardware	Attack Target	Target Connection	Points /Trace	Traces/Second	
				Win7	Linux
ChipWhisperer Rev2	SASEBO-GII	USB	100	14.8	28.3
ChipWhisperer Rev2	AVR, 38400 Baud	FPGA-Serial	3000	11.3	3.91
ChipWhisperer Rev2	AVR, 38400 Baud	FPGA-Serial	20000	7.04	3.78
ChipWhisperer Rev2	AVR, 38400 Baud	USB-Serial	3000	18.2	18.9
ChipWhisperer Rev2	SmartCard	PS/SC Reader	3000	7.40	6.62
SAKURA-G	SAKURA-G	Integrated	400	6.67	7.18
SASEBO-W	SmartCard	FPGA-USI	3000	0.271	0.279
SASEBO-W	SmartCard	FPGA-SmartCard	3000	1.49	1.52
Agilent MSO54831D	SASEBO-GII	USB	1500	8.01	—
PicoScope 6403D	SASEBO-GII	USB	1500	12.1	43.6
PicoScope 6403D	SAKURA-G	USB	1500	15.4	29.6
PicoScope 5444B	AVR, 38400 Baud	USB-Serial	12000	16.4	5.63



Questions?

Code: www.ChipWhisperer.com

Docs: www.newae.com/sidechannel/cwdocs

Contact Me: coflynn@newae.com